


## Unit - 2 - Basic Computer Organization and Design

1 Explain Store Program organization using direct and indirect address.

=> Instruction mode divided into three part.



Address mode can be represent in two method.

- 1 Direct Address
- 2 Indirect Address


1 Direct Address:

In direct address, instruction 15th bit contain zero bit.

In direct addressing mode the actual address of the data is mentioned in a instruction.

In this addressing mode, direct address is equal to effective address.

Ex.



In this example, Instruction 15th bit is zero, So, we get direct address.

Here, ADD is a operational code and 457 is a address.

At 457 address location we get the data for perform the operation.



## 2 Indirect Address :

In indirect address, 15th bit of instruction contain 1 bit.


In indirect address mode, the actual address of the data is <sup>not</sup> placed in the instruction.

In Indirect address mode we get First address in instruction and after that at First address location we get second address.

So, Sometime we get our data at second address, either go to next address for data.

In indirect address, when we get our data this address is called effective address.

Ex.





In this example, Instruction 15th bit is one, So, we get indirect address.

Here, ADD is a opcode and 124 is a indirect address.

At 124 address location, we get other address 178.

At 178 address location, we get our data for perform the operation.

Here, 178 is a effective address because at 178 address location we get our actual address of data.

## 2 Explain Basic Computer Registers.

⇒ Register are a type of computer memory used to store, transfer data.

This all the register are used by CPU for perform operation.



There are eight computer register.

### 1 Data Register : DR:

Data Register is a 16 bit of CPU Register.

Data Register is used to holds memory data.

### 2 Accumulator : AC

Accumulator is a 16 bit of CPU Register.

Accumulator is used to store every operation first operand in the CPU.

### 3 Instruction Register : IR

Instruction Register is a 16 bit of CPU Register.

Instruction Register is used to hold instruction code in the CPU.



#### 4 Temporary Register: TR

Temporary Register is a 16 bit of CPU Register.

Temporary Register is used to store temporary data.

#### 5 Address Register: AR

Address Register is a 12 bit of CPU Register.

Address Register is used to store address of memory.

#### 6 Program Counter: PC

Program Counter is a 12 bit of CPU Register.

Program Counter is used to store next line address of instruction.

#### 7 Input Register: INPR

Input Register is a 8 bit of CPU Register.



Input Register is used to store input character.

8 Output Register : OTR

Output Register is 8 bit of CPU Register.

Output Register is used to store output character.

3 Explain and Design of Control unit for computer.

⇒ Control unit is the part of computer's CPU which control the processor.

Control Unit is responsibility of the execute the instruction.

A control unit is convert input signal to the control signals.

After that computer's processor tell hardware that what operation is perform.

Control unit are implemented by two ways.

### 1 Hardwired Control:

In Hardwired control signal, control signal are control using hardwired logical circuits.

Hardwired control signal is made using sequential and combinational circuit.

### 2 Microprogrammable control:


In Microprogrammable control control signal are control using micrograms.

Micrograms is active the necessary control signals.




### - Diagram of Hardwired Control Unit:



15 14 13 12 11 - 0 Instruction



1



4 What is an Instruction Cycle?  
Draw and explain Flow chart  
of it.

⇒ In a Program, Program  
containt multiple instruction.

This instruction are executed  
Using the instruction cycle.

This are the step of  
Instruction cycle:

1 Fetch an instruction

2 Decode the instruction

3 Read the effective address

4 Execute the instruction.

Each Processor have its  
own instruction cycle to  
execute the instruction.

1 Fetch and Decode Cycle:

This are the step of Fetch  
and Decode Cycle.



Step-1 - The address of Program counter is moved into the Address Register.

$$AR \leftarrow PC$$

Step-2 - The address from address register moved to memory using address bus and Program counter is incremented by one.

$$IR \leftarrow M[AR]$$

$$PC \leftarrow PC + 1$$

Step-3 - Instruction Register decodes the instruction.

$$AR \leftarrow IR[0-11]$$

$$I \leftarrow IR[15]$$

→ Flowchart:

Start  
SC ← 0

AR ← PC

IR ← M[AR], PC ← PC + 1

AR ← TR [0-11], T ← TR [15]

Register 1 = 1 = 0 Memory

D<sub>7</sub>

1

1

Nothing

I/O  
Instruction  
SC ← 0

Register  
instruction  
SC ← 0

AR ← M[AR]

Memory-reference  
Instruction  
SC ← 0



## 5 Explain Memory - Reference instruction

=> Memory Reference instruction are use to perform operation on memory.

Memory Reference instruction use to transfer or store operation data on memory.

This are the seven Memory - Reference instruction.

### 1 AND:

The AND Memory Reference instruction implements the AND logic operation.

$$DR \leftarrow M[AR]$$

$$AC \leftarrow AC \wedge DR$$

### 2 ADD:

The ADD Memory Reference instruction implements the addition operation.

$$DR \leftarrow M[EAR]$$
$$AC \leftarrow AC + DR$$

### 3 LDA: Load Accumulator

LDA Memory Reference instruction is used to load data in the Accumulator register.

$$DR \leftarrow M[EAR]$$
$$AC \leftarrow DR, SC \leftarrow 0$$

### 4 STA: Store From Accumulator

STA memory Reference instruction is used to store data from Accumulator to other register.

$$M[EAR] \leftarrow AC, SC \leftarrow 0$$

### 5 BUN: Branch Unconditionally

BUN memory reference instruction is used to implement multiple instructions that are not next in the sequence.



$$PC \leftarrow AR, SC \leftarrow 0$$

6 BSA: Branch and Save Return address.

BSA Memory Reference instruction is used to store the address of the instruction from the Program counter into a memory location.

$$M[AR] \leftarrow PC$$

$$AR \leftarrow AR + 1$$

7 ISZ: Increment and skip-if-zero.

ISZ memory reference instruction is used to incremented cost is zero then Program Counter incremented by 1.

$$DR \leftarrow M[AR]$$

$$DR \leftarrow DR + 1$$

$$M[AR] \leftarrow DR,$$

if  $(DR = 0)$  then

$$PC \leftarrow PC + 1, SC \leftarrow 0$$

## 6 Differentiate LDA and STA Instruction of memory reference

	LDA	STA
1	LDA stands for Load Accumulator.	STA stands for Store from Accumulator.
2	Use to store data in Accumulator.	Use to store Accumulator data from other location.
3	LDA is copy data from memory location to Accumulator.	STA is copy data from Accumulator to memory location.
4	LDA occupies 3 bytes in the memory.	STA is a 2-byte instruction require 3 byte.
5	LDA can store any data from location.	STA can transfer only accumulator data.



7 Explain BSA and ISZ instruction for memory reference.

=> \* Write Q-5, BSA and ISZ instruction.

8 Explain Input and Output configuration with suitable block diagram.


=> Input-Output devices act as an interface between machine and user.

Instructions and data stored in the memory must come from input devices.

The results are displayed to the user through some output devices.

Input and Output devices can connect Serial communication and Parallel communication path.

=> Block Diagram:



The input-output terminals send and receive information.

The information generated through keyboard is shifted into input register INPR.

The output of information is store in printer is shifted into output register OUTR.

Transmitter interface receive information through keyboard and transmits it to INPR.



Receiver interface receive information from OUTR and sends to printer.

9 Explain input-output reference instructions.

⇒ Input-output reference instructions is use to communicate with input-output devices.

Input-output instruction can transfer data to or from the AC register.

This are the basic input-output instructions:

† INPR:

1 INP: This instruction transfer information from the INPR to AC Register.

This instruction clears the input flag to 0.

$AC(0-7) \leftarrow INPR, FI \leftarrow 0$

2 OUT: This instruction can send information from AC to OUTR Register.

This instruction can clear the Output Flag to 0.

$$\text{OUTR} \leftarrow \text{ACC}(0-7)$$

$$\text{FGO} \leftarrow 0$$

3 SKI: This instruction Use when FGI Flag is One.

This instruction can increment Program Counter by 1.

$$\text{IF}(\text{FGI} = 1) \text{ then } (\text{PC} \leftarrow \text{PC} + 1)$$

4 SKO: This instruction is Use when FGO Flag is one.

This instruction can increment Program counter by 1

$$\text{IF}(\text{FGO} = 1) \text{ then } (\text{PC} \leftarrow \text{PC} + 1)$$

5 ION: This instruction is Use to set interrupt.

$$\text{IEN} \leftarrow 1$$



6 I/O F: This instruction is use to clear the interrupt

$IFN \leftarrow 0$

10 What is an Interrupt Cycle?  
Draw and explain with Flow chart.


=> An Interrupt is a signal emitted by hardware or software when a process need a attention.

When a device raises an interrupt at the process, the processor first complete the execution of an instruction.

Then it loads the Program Counter with first instruction. After that address of the interrupted instruction is moved to temporary location.

After handling the interrupt the processor can continue with the process.

→ Flowchart:



There are two types of Interrupt

1) Hardware Interrupt

2) Software Interrupt



## 1 Hardware Interrupt :

A hardware interrupt can arise when hardware devices signal may be enable.

Hardware interrupt is generated by external devices.

Hardware interrupt does not increment the program counter.

Does not get higher priority.

## 2 Software Interrupt :

Software interrupt caused by an instruction in the program.

Software interrupt is generated by executing instruction.

Software interrupt does increment the program counter.

Get Higher Priority.

11 List hardware component required to design a basic computer

=> This are the hardware component required to design a basic computer

1 A Memory Unit:  $4096 \times 16$

2 Registers: AR, PC, DR, AC, IR, TR, OTR, INPR, SC

3 Flip Flops: I, S, E, R, IEN, FG I, FG O

4 Common bus: 16 bits


5 Control logic Gates

6 Adder and Logic circuit

12 Write a short note on Design of Accumulator logic.

=> Accumulator is special type of register of a Computer System.






Accumulator Circuit Perform this type of operation.

- AND with DR:  $AC \leftarrow AC \wedge DR$
- ADD with DR:  $AC \leftarrow AC + DR$
- Transfer with DR:  $AC \leftarrow DR$
- Transfer From INPR:  $AC(0-7) \leftarrow INP$
- Complement:  $AC \leftarrow AC'$
- Clear:  $AC \leftarrow 0$
- Increment:  $AC \leftarrow AC + 1$

13 Design and explain Common Bus system using multiplexer.



$X_1$	$X_2$	$X_3$	$X_4$	$X_5$	$X_6$	$X_7$	$S_2$	$S_1$	$S_0$	Selected Register
0	0	0	0	0	0	0	0	0	0	None
1	0	0	0	0	0	0	0	0	1	Address Register
0	1	0	0	0	0	0	0	1	0	Program Counter
0	0	1	0	0	0	0	0	1	1	Data Register
0	0	0	1	0	0	0	1	0	0	Accumulator
0	0	0	0	1	0	0	1	0	1	Instruction Regi.
0	0	0	0	0	1	0	1	1	0	Temporary Regi.
0	0	0	0	0	0	1	1	1	1	Memory



14 Write Short note on Subroutines.

=> Subroutines are programs that are used by other micro program execution.

Subroutines executes the other microprogram in the main program.

Sequence of instruction can called any time the subroutines.

Micro-program that use subroutines must have a provision return address of main program.

Provision Return address is follow Stack Organization to perform subroutines.

Subroutine call is implement with the following Operation:

$SP \leftarrow SP - 1$  // Decrement Stack Pointer

$MS[P] \leftarrow PC$  // Push PC content onto stack

$PC \leftarrow \text{effective}$  // Transfer control address of Subroutines.

EX. 20	0 BSA 135	20	0 BSA 135
21	Next Instruction	21	Next Instruction
AR =	<del>135</del> → 135		21
136	Subroutine ↓	136	Subroutine ↓
	1 BUN 135		1 BUN 135

Before  
execution

After  
execution

At the execution of 20 address line there are BSA instruction.

BSA instruction call the subroutine at 135 address call and Increment Program Counter by 1.

After the execution at 136 address line, Program back to the main address line.